

## Curriculum Framework – Digital Electronics – (2015-2016)

### Unit 2 Combinational Logic – Lesson 2.2 Alternative Design: Universal Gates and K-Mapping

Desired Results <i>(stage 1)</i>		
<p><b>ESTABLISHED GOALS</b> <i>It is expected that students will...</i></p> <ul style="list-style-type: none"> <li>• G1 – Demonstrate an ability to identify, formulate, and solve engineering problems.</li> <li>• G2 – Demonstrate an ability to design a system, component, or process to meet desired needs within realistic constraints such as economic, environmental, social, political, ethical, health and safety, manufacturability, and sustainability.</li> <li>• G3 – Demonstrate an ability to design and conduct experiments, as well as to analyze and interpret data.</li> <li>• G4 – Demonstrate an ability to apply knowledge</li> </ul>	Transfer	
	<p><b>TRANSFER:</b> <i>Students will be able to independently use their learning to ...</i></p> <ul style="list-style-type: none"> <li>• T1 – Recognize and apply alternative design strategies to AOI logic design. (Universal Gates)</li> <li>• T2 – Recognize and apply alternative simplification strategies to Boolean algebra. (K-Mapping)</li> <li>• T3 – Evaluate and determine when alternative design strategies are beneficial to a circuit’s design or design process.</li> </ul>	
	Meaning	
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%; vertical-align: top;"> <p><b>UNDERSTANDINGS:</b> <i>Students will understand that ...</i></p> <ul style="list-style-type: none"> <li>• U1 – There is a formal design process for translating a set of design specifications into a functional combinational logic circuit implemented with NAND or NOR gates.</li> <li>• U2 – Combinational logic designs implemented with NAND gates or NOR gates will typically require fewer Integrated Circuits (IC) than AOI equivalent implementations.</li> <li>• U3 – A NAND gate is considered a universal gate because it can be used to implement an AND gate, OR gate, and an INVERTER gate. Any combinational logic expression can be implemented using only NAND gates.</li> <li>• U4 – A NOR gate is considered a universal gate because it can be used to implement an AND gate, OR gate, and an INVERTER gate. Any</li> </ul> </td> <td style="width: 50%; vertical-align: top;"> <p><b>ESSENTIAL QUESTIONS:</b> <i>Students will keep considering ...</i></p> <ul style="list-style-type: none"> <li>• Q1 – Why are NAND gates and NOR gates considered universal gates?</li> <li>• Q2 – What are the advantages of implementing a combinational logic design with universal gates?</li> <li>• Q3 – What are the advantages of using K-mapping over Boolean algebra to simplify logic expressions?</li> </ul> </td> </tr> </table>	<p><b>UNDERSTANDINGS:</b> <i>Students will understand that ...</i></p> <ul style="list-style-type: none"> <li>• U1 – There is a formal design process for translating a set of design specifications into a functional combinational logic circuit implemented with NAND or NOR gates.</li> <li>• U2 – Combinational logic designs implemented with NAND gates or NOR gates will typically require fewer Integrated Circuits (IC) than AOI equivalent implementations.</li> <li>• U3 – A NAND gate is considered a universal gate because it can be used to implement an AND gate, OR gate, and an INVERTER gate. Any combinational logic expression can be implemented using only NAND gates.</li> <li>• U4 – A NOR gate is considered a universal gate because it can be used to implement an AND gate, OR gate, and an INVERTER gate. Any</li> </ul>
<p><b>UNDERSTANDINGS:</b> <i>Students will understand that ...</i></p> <ul style="list-style-type: none"> <li>• U1 – There is a formal design process for translating a set of design specifications into a functional combinational logic circuit implemented with NAND or NOR gates.</li> <li>• U2 – Combinational logic designs implemented with NAND gates or NOR gates will typically require fewer Integrated Circuits (IC) than AOI equivalent implementations.</li> <li>• U3 – A NAND gate is considered a universal gate because it can be used to implement an AND gate, OR gate, and an INVERTER gate. Any combinational logic expression can be implemented using only NAND gates.</li> <li>• U4 – A NOR gate is considered a universal gate because it can be used to implement an AND gate, OR gate, and an INVERTER gate. Any</li> </ul>	<p><b>ESSENTIAL QUESTIONS:</b> <i>Students will keep considering ...</i></p> <ul style="list-style-type: none"> <li>• Q1 – Why are NAND gates and NOR gates considered universal gates?</li> <li>• Q2 – What are the advantages of implementing a combinational logic design with universal gates?</li> <li>• Q3 – What are the advantages of using K-mapping over Boolean algebra to simplify logic expressions?</li> </ul>	

<p>of mathematics, science, and engineering.</p> <ul style="list-style-type: none"> <li>• G5 – Demonstrate an ability to use the techniques, skills, and modern engineering tools necessary for engineering practice.</li> <li>• G6 – Pursue the broad education necessary to understand the impact of engineering solutions in a global, economic, environmental, and societal context.</li> </ul>	<p>combinational logic expression can be implemented using only NOR gates.</p> <ul style="list-style-type: none"> <li>• U5 – Karnaugh Mapping is a graphical technique for simplifying logic expressions containing two, three, and four variables.</li> <li>• U6 – A don't care condition is a situations where the design specifications "don't care" what the output is for one or more input conditions. Don't care conditions in K-Maps can lead to significantly simpler logic expressions and circuit implementations.</li> </ul>	
<b>Acquisition</b>		
<ul style="list-style-type: none"> <li>• G7 – Demonstrate an understanding of professional and ethical responsibility.</li> <li>• G8 – Demonstrate an ability to function on multidisciplinary teams.</li> <li>• G9 – Demonstrate an ability to communicate effectively.</li> <li>• G10 – Gain knowledge of contemporary issues.</li> <li>• G11 – Recognize the need for, and develop an ability to engage in life-long learning.</li> </ul>	<p><b>KNOWLEDGE:</b> <i>Students will...</i></p> <ul style="list-style-type: none"> <li>• K1 – Identify NAND and NOR gates and recognize them as universal gates. U3,U4</li> <li>• K2 – Know that universal gates may provide the opportunity for a more efficient design. U1,U2</li> <li>• K3 – Relate AOI logic to NAND only logic.U1,U2</li> <li>• K4 – Relate AOI logic to NOR only logic.U1,U2</li> <li>• K5 – Know the rules associated with the K-Mapping Technique.U5,U6</li> </ul>	<p><b>SKILLS:</b> <i>Students will...</i></p> <ul style="list-style-type: none"> <li>• S1 – Translate a set of design specifications into a functional NAND or NOR combinational logic circuit following a formal design process.U1,U2</li> <li>• S2 – Compare and contrast the quality of combinational logic designs implemented with AOI, NAND, and NOR logic gates.U2</li> <li>• S3 – Use Circuit Design Software (CDS) to simulate and prototype NAND and NOR logic circuits. U1</li> <li>• S4 – Use the K-Mapping technique to simplify combinational logic problems containing two, three, and four variables.U5</li> <li>• S5 – Solve K-Maps that contain one or more don't care conditions.U6</li> <li>• S6 – Use current technology to convert AOI designs to universal gate designs.U1,U2</li> </ul>

Evidence <i>(stage 2)</i>		
Activities (A) Projects (P) Problems(B)	Assessment FOR Learning	Assessment OF Learning
2.2.1.A K-Mapping: Alternative to Boolean Simplification	<ul style="list-style-type: none"> <li>• Student responses to examples in presentation</li> <li>2.2.1 K-Mapping: Alternative to Boolean Simplification</li> <li>• Essential Questions</li> </ul>	<ul style="list-style-type: none"> <li>• Successful completion of simplification problems (12)</li> <li>• Conclusion Questions</li> </ul>
2.2.2.A Universal Gates: NAND Only Design	<ul style="list-style-type: none"> <li>• Student responses to examples in presentation</li> <li>2.2.2 Universal Gates: NAND Only Design</li> <li>• Essential Questions</li> </ul>	<ul style="list-style-type: none"> <li>• Print out of simulated circuits</li> <li>• Conclusion Questions</li> <li>• Demonstration of completed circuit</li> </ul>
2.2.3.A Universal Gates: NOR Only Design	<ul style="list-style-type: none"> <li>• Student responses to examples in presentation</li> <li>2.2.3.A Universal Gates: NOR Only Design</li> <li>• Essential Questions</li> </ul>	<ul style="list-style-type: none"> <li>• Print out of simulated circuits</li> <li>• Conclusion Questions</li> <li>• Demonstration of completed circuit</li> </ul>
2.2.4.A Conversion Tool: Multisim Logic Convertor	<ul style="list-style-type: none"> <li>• Essential Questions</li> </ul>	<ul style="list-style-type: none"> <li>• Print out of simulated circuits</li> <li>• Conclusion Questions</li> </ul>
2.2.5.P Fireplace Control Circuit: K-Mapping and Universal Gates	<ul style="list-style-type: none"> <li>• Essential Questions</li> </ul>	<ul style="list-style-type: none"> <li>• Print out of simulated circuits</li> <li>• Conclusion Questions</li> <li>• Demonstration of completed circuit</li> </ul>

Learning Plan <i>(stage 3)</i>	
Activities (A) Projects (P) Problems(B)	Knowledge and Skills
2.2.1.A K-Mapping: Alternative to Boolean Simplification	K5,S4,S5
2.2.2.A Universal Gates: NAND Only Design	K1,K2,K3,K5,S1,S2,S3,S4,S5,S6
2.2.3.A Universal Gates: NOR Only Design	K1,K2,K4,K5,S1,S2,S3,S4,S5,S6
2.2.4.A Conversion Tool: Multisim Logic Convertor	S3,S6
2.2.5.P Fireplace Control Circuit: K-Mapping and Universal Gates	K1,K2,K3,K4,K5,S1,S2,S3,S4,S5,S6