

## Curriculum Framework – Digital Electronics (2015-2016)

### Unit 2 Combinational logic – Lesson 2.1 Combinational Logic Circuit Design

Desired Results (stage 1)		
<p><b>ESTABLISHED GOALS</b> <i>It is expected that students will...</i></p> <ul style="list-style-type: none"> <li>G1 – Demonstrate an ability to identify, formulate, and solve engineering problems.</li> <li>G2 – Demonstrate an ability to design a system, component, or process to meet desired needs within realistic constraints such as economic, environmental, social, political, ethical, health and safety, manufacturability, and sustainability.</li> <li>G3 – Demonstrate an ability to design and conduct experiments, as well as to analyze and interpret data.</li> <li>G4 – Demonstrate an ability to apply knowledge of mathematics, science, and engineering.</li> <li>G5 – Demonstrate an ability to use the techniques, skills, and</li> </ul>	Transfer	
	<p><b>TRANSFER:</b> <i>Students will be able to independently use their learning to ...</i></p> <ul style="list-style-type: none"> <li>T1 – Translate a set of design specifications into a functional AOI combinational logic circuit following a formal design process.</li> <li>T2 – Recognize and apply simplification strategies to create the most efficient AOI combinational logic circuit design.</li> </ul>	
	Meaning	
	<p><b>UNDERSTANDINGS:</b> <i>Students will understand that ...</i></p> <ul style="list-style-type: none"> <li>U1 – There is a formal design process for translating a set of design specifications into a functional combinational logic circuit.</li> <li>U2 – The first step in designing a combinational logic circuit is to translate a set of design specifications into a truth table.</li> <li>U3 – A truth table describes the behavior of a combinational logic design by listing all possible input combinations and the desired output for each.</li> <li>U4 – Logic expressions can be derived from a given truth table; likewise, a truth table can be constructed from a given logic expression.</li> <li>U5 – All logic expressions can be expressed in one of two forms: sum-of-products (SOP) or products of sum (POS).</li> <li>U6 – Simplified logic expressions are used to create</li> </ul>	<p><b>ESSENTIAL QUESTIONS:</b> <i>Students will keep considering ...</i></p> <ul style="list-style-type: none"> <li>Q1 – How would you use a design process to convert a set of design specifications into a functional combinational logic circuit?</li> <li>Q2 – What is the relationship between a combinational logic circuit’s truth table, logic expression, and circuit implementation? Can I describe the process of obtaining either of the first two design items given the third?</li> <li>Q3 – When you simplify a logic expression using Boolean algebra, how do you know that you have the simplest solution and that the solution is correct?</li> <li>Q4 – In terms of circuit implementation, what is the advantage of representing all logic expression in either the SOP or POS form?</li> <li>Q5 – Defend the following statement: “All logic expression, regardless of complexity, can be implemented with AND, OR, and INVERTER Gates.”</li> </ul>

<p>modern engineering tools necessary for engineering practice.</p> <ul style="list-style-type: none"> <li>• G6 – Pursue the broad education necessary to understand the impact of engineering solutions in a global, economic, environmental, and societal context.</li> <li>• G7 – Demonstrate an understanding of professional and ethical responsibility.</li> <li>• G8 – Demonstrate an ability to function on multidisciplinary teams.</li> <li>• G9 – Demonstrate an ability to communicate effectively.</li> <li>• G10 – Gain knowledge of contemporary issues.</li> <li>• G11 – Recognize the need for, and develop an ability to engage in life-long learning.</li> </ul>	<p>circuits with fewer gates.</p> <ul style="list-style-type: none"> <li>• U7 – All logic expressions, whether simplified or not, can be implemented using AND, OR, &amp; INVERTER Gates.</li> </ul>	
<b>Acquisition</b>		
	<p><b>KNOWLEDGE:</b> <i>Students will ...</i></p> <ul style="list-style-type: none"> <li>• K1 – Know the formal design process for designing combinational logic circuits.U1,U2,U3,U4,U5,U6,U7</li> <li>• K2 – Know the truth tables and logic expressions associated with AND gates, OR gates, and INVERTER gates.U3,U4</li> <li>• K3 – Know rules and laws of Boolean Algebra including DeMorgan’s Theorems.U5,U6</li> <li>• K4 – Know that a truth table can be interpreted into an algebraic expression representing the output of the circuit.U3,U4</li> <li>• K5 – Know that a simplified logic expression can produce the same outputs with fewer gates.U6</li> <li>• K6 – Recognize sum-of-product expressions and product-of-sum expressions.U5</li> </ul>	<p><b>SKILLS:</b> <i>Students will ...</i></p> <ul style="list-style-type: none"> <li>• S1 – Translate design specifications into truth tables.U2</li> <li>• S2 – Generate un-simplified logic expressions from truth tables.U4</li> <li>• S3 – Construct truth tables from logic expressions.U4</li> <li>• S4 – Formulate simplified logic expressions using the rules and laws of Boolean algebra, including DeMorgan’s Theorems.U6</li> <li>• S5 – Analyze AOI (AND/OR/INVERTER) combinational logic circuits to compare their equivalent logic expressions and truth tables.U4</li> <li>• S6 – Translate a set of design specifications into a functional AOI combinational logic circuit following a formal design process. U1,U2,U3,U4,U5,U6,U7</li> <li>• S7 – Simulate and prototype AOI logic circuits using Circuit Design Software (CDS) and a Digital Logic Board (DLB).U1,U2,U3,U4,U5,U6,U7</li> <li>• S8 – Identify the IC number and recognize the related wiring diagram for AOI Logic.U1</li> </ul>

Evidence (stage 2)		
Activities (A) Projects (P) Problems(B)	Assessment FOR Learning	Assessment OF Learning
2.1.1.A AOI Design: Truth Tables to Logic Expression	<ul style="list-style-type: none"> <li>• Student responses to examples in presentation 2.1.1 AOI TT to Logic Expressions</li> <li>• Essential Questions</li> </ul>	<ul style="list-style-type: none"> <li>• Successful analysis of truth tables</li> <li>• Conclusion Questions</li> </ul>
2.1.2.A AOI Analysis: Circuit to Truth Table to Logic Expression	<ul style="list-style-type: none"> <li>• Student responses to examples in presentation 2.1.2 AOI Analysis: Circuit to Truth Table to Logic Expression</li> <li>• Essential Questions</li> </ul>	<ul style="list-style-type: none"> <li>• Successful circuit analysis</li> <li>• Conclusion Questions</li> </ul>
2.1.3.A AOI Logic Implementation: Design Specifications	<ul style="list-style-type: none"> <li>• Student responses to examples in presentation 2.1.3 AOI Logic Implementation: Design Specifications</li> <li>• Essential Questions</li> </ul>	<ul style="list-style-type: none"> <li>• Print out of simulated circuits</li> <li>• Conclusion Questions</li> </ul>
2.1.4.A Circuit Simplification: Boolean Algebra	<ul style="list-style-type: none"> <li>• Student responses to examples in presentation 2.1.4 Circuit Simplification: Boolean Algebra</li> <li>• Essential Questions</li> </ul>	<ul style="list-style-type: none"> <li>• Successful completion of simplification problems (13)</li> <li>• Print out of simulated circuits</li> <li>• Conclusion Questions</li> </ul>
2.1.5.A Circuit Simplification: DeMorgan's Theorems	<ul style="list-style-type: none"> <li>• Student responses to examples in presentation 2.1.5 Circuit Simplification: DeMorgan's Theorems</li> <li>• Essential Questions</li> </ul>	<ul style="list-style-type: none"> <li>• Successful completion of simplification problems (6)</li> <li>• Print out of simulated circuits</li> <li>• Conclusion Questions</li> </ul>
2.1.6.P Majority Vote Circuit: AOI Logic Design	<ul style="list-style-type: none"> <li>• Essential Questions</li> </ul>	<ul style="list-style-type: none"> <li>• Print out of simulated circuits</li> <li>• Demonstration of functioning circuit</li> </ul>

Learning Plan (stage 3)	
Activities (A) Projects (P) Problems(B)	Knowledge and Skills
2.1.1.A AOI Design: Truth Tables to Logic Expression	K1,K2,K4,S1,S2,S6,S7,S8
2.1.2.A AOI Analysis: Circuit to Truth Table to Logic Expression	K1,K2,K4,S1,S2,S5,S8
2.1.3.A AOI Logic Implementation: Design Specifications	K1,K2,K4,S1,S2,S3,S5,S6,S7,S8
2.1.4.A Circuit Simplification: Boolean Algebra	K2,K3,K4,K5,K6,S2,S4,S7,S8
2.1.5.A Circuit Simplification: DeMorgan's Theorems	K2,K3,K4,K5,K6,S2,S4,S7,S8
2.1.6.P Majority Vote Circuit: AOI Logic Design	K1,K2,K3,K4,K5,K6,S1,S2,S3,S4,S5,S6,S7,S8